

1 GREGORY P. STONE (State Bar No. 078329)
2 KELLY M. KLAUS (State Bar No. 161091)
3 ANDREA W. JEFFRIES (State Bar No. 183408)
4 MUNGER, TOLLES & OLSON LLP
5 355 South Grand Avenue
6 Thirty-Fifth Floor
7 Los Angeles, CA 90071-1560
8 Telephone: (213) 683-9100
9 Facsimile: (213) 687-3702

6 PETER A. DETRE (State Bar No. 182619)
7 MUNGER, TOLLES & OLSON LLP
8 33 New Montgomery Street
9 San Francisco, CA 94105-9781
10 Telephone: (415) 512-4000
11 Facsimile: (415) 512-4077

12 Attorneys for Defendant
13 RAMBUS INC.

14 UNITED STATES DISTRICT COURT
15 NORTHERN DISTRICT OF CALIFORNIA
16 SAN JOSE DIVISION

15 HYNIX SEMICONDUCTOR INC.,
16 HYNIX SEMICONDUCTOR AMERICA
17 INC., HYNIX SEMICONDUCTOR U.K.
18 LTD., and HYNIX SEMICONDUCTOR
19 DEUTSCHLAND GmbH,
20 Plaintiffs,
21 vs.
22 RAMBUS INC.,
23 Defendant.

CASE NO. CV 00-20905 RMW

**RAMBUS'S SUPPLEMENTAL BRIEF RE
CONSTRUCTION OF "SYNCHRONOUS
MEMORY DEVICE" AND DEFINITION
OF "PACKET"**

**[Request for Judicial Notice Filed
Separately]**

**ORIGINAL
FILED**
MAR 26 2004
MAR 23 2004
RICHARD W. WIEKING
CLERK, U.S. DISTRICT COURT
NORTHERN DISTRICT OF CALIFORNIA
SAN JOSE, CALIFORNIA
NORTHERN DISTRICT OF CALIFORNIA
SAN JOSE

1 On March 24, 2004, at the conclusion of two days of hearings on claim construction issues
2 and the parties' respective motions for summary judgment, the Court indicated that it would allow
3 the parties to submit briefs commenting on the Court's tentative construction of the term
4 "synchronous memory device." In addition, the Court requested that the parties provide a
5 definition of the term "packet." Rambus hereby submits this supplemental brief addressing both
6 of these issues in turn.

7 **I. CONSTRUCTION OF "SYNCHRONOUS MEMORY DEVICE"**

8 On March 24, 2004, after the previous day's hearing on claim construction issues, the
9 Court offered the following tentative construction of "synchronous memory device": "A memory
10 device that receives an external clock to govern the response timing of the memory device
11 operation(s)." This construction may not be sufficiently clear with respect to the term "response
12 timing." To the extent that "response timing" might be argued to refer only to the output timing
13 of the device, the construction should be modified to clarify that input and output timings are both
14 governed by the external clock. Thus, if the Court is not inclined to adopt Rambus's earlier
15 proposed construction, the Court's tentative construction is acceptable but, to be clear, should be
16 modified to read: "A memory device that receives an external clock to govern the timing of input
17 and output operations of the memory device."

18 This clarification is in accord with the patent specification and the way those skilled in the
19 art use the term "synchronous" in this context. As Hynix concedes, the patent specification
20 discloses a preferred embodiment in which both inputs and outputs are governed by an external
21 clock. *See* Hynix's Responsive Claim Construction Brief at 12 ("The 'memory devices' of this
22 'system of this invention' [referring to a quote from the specification] recognize address, input
23 data and control signals and transfer output data signals synchronously with respect to an external
24 clock, as required by Rambus's proposed construction.").

25 Hynix also concedes that certain static RAMs known as synchronous SRAMs that existed
26 prior to the filing of Rambus's patent had their inputs and outputs both governed by an external
27 clock. *See* Hynix's Responsive Claim Construction Brief at 13 ("To be sure, some synchronous
28 SRAMs known prior to the Rambus applications were 'synchronous memory devices' as Rambus

1 construes the term . . .”). Likewise, in the accused products at issue in this case, which were
2 named “Synchronous DRAMs” (SDRAMs) to distinguish them from prior art devices that would
3 not be considered synchronous, “inputs *and* outputs are synchronized with the rising edge of the
4 clock input.” Declaration of David L. Taylor in Support of Hynix’s Motions for Summary
5 Judgment, Ex. 65 (Hynix SDRAM data sheet) at 1 (emphasis added). Further, as presented at the
6 claim construction hearing in this matter, David Johnson, a former Intel engineer whose
7 deposition was noticed by Hynix, testified that in his usage a “synchronous device” has the
8 property that “everything it sent *or* received was off of the clock edges.” Johnson Depo. at 79:12
9 – 80:2 (emphasis added).

10 By contrast, Hynix has pointed to *no* examples whatsoever of a device being referred to
11 by a person of skill in the art as a “synchronous device” (as opposed to a device that may perform
12 certain operations synchronously with respect to one or more clocks or timing signals) that does
13 not have the timing of both its input *and* output operations governed by an external clock. At the
14 claim construction hearing, Hynix’s counsel suggested, for example, that certain “video RAMs,”
15 also known as VRAMs should be considered “synchronous” memory devices. Transcript, March
16 23, 2004, at 51:9 – 54:11 (attached hereto as Exhibit A). While data output was timed by a clock
17 in such VRAMs, other operations, such as the inputting of commands, were performed
18 asynchronously. *Id.* Absent from the record, however, is any evidence of anyone ever referring
19 to such VRAMs as “*synchronous* VRAMs.” By contrast, as noted above, SRAMs and DRAMs in
20 which inputs and outputs are governed by an external clock are referred to as “synchronous”
21 SRAMs and “synchronous” DRAMs, respectively.¹

22 Rambus respectfully requests that the Court adopt Rambus’s proposed construction of
23 “synchronous memory device,” which requires that input signals be recognized and output signals

24 ¹ In fact, when memory devices specially designed for video/graphics applications were later
25 introduced that *did* have inputs *and* outputs governed by an external clock, they were designated
26 “*Synchronous* Graphics RAMs” or “SGRAMs,” thereby distinguishing them from the previous
27 products, which were called simply “Video RAMs” or “VRAMs.” *See* IBM Applications Note,
28 “Understanding VRAM and SGRAM Operation,” (Request for Judicial Notice, Ex. 2), at 1
 (“Video RAMs (VRAMs) and Synchronous Graphics RAMs (SGRAMs) are DRAMs designed
 with extra features that make them especially well suited to graphics applications. *VRAM*
 architecture and operation are based on those of the standard DRAM. SGRAM architecture and
 operation are based on those of the Synchronous DRAM.” (Emphasis added.)).

1 be transferred in response to an external clock, or, alternatively, modify its tentative construction
2 to read: “A memory device that receives an external clock to govern the timing of input and
3 output operations of the memory device.”

4 **II. DEFINITION OF “PACKET”**

5 The Court has requested that the parties define the term “packet.” Rambus contends, as it
6 did at the summary judgment hearing, that this term should not be considered to limit any of the
7 asserted claims.² Nevertheless, Rambus provides the following explanation of how the term
8 should be understood in the context of the specification of the patents-in-suit.

9 Around the time of the Rambus patent application, and even today, the term “packet” was
10 most often used in the context of a data communication network involving packet switching – i.e.
11 packets containing data intended for a particular recipient are received at a central location and
12 then “switched” to the appropriate output path depending on their destinations.³ Indeed, the 1988
13 IEEE Dictionary, a standard resource for persons of skill in the art, excerpts of which were
14 attached as Exhibit A to the Joint Claim Construction and Prehearing Statement to support
15 Rambus’s proposed constructions of a number of terms, defines “packet” only in this context:

16 ² As discussed at the summary judgment hearing, the use of the term “series” by the Federal
17 Circuit in its construction of “read request” creates no limitation of this type. To the contrary, this
18 was simply the term that Rambus itself had used in its Federal Circuit briefing to describe an
19 ordered group of bits transmitted in parallel to the memory device. Rambus had argued to the
20 Federal Circuit, and that court ultimately agreed, that a “read request” in a preferred embodiment
21 of the patents-in-suit was contained in a request packet but was not the entire request packet.
22 Rather, the “read request” in this preferred embodiment corresponded to the “AccessType field” –
23 a four-bit field received in parallel at four pins during the first bus-cycle (half a clock cycle) of
24 the transmission of the packet. *See* Brief of Plaintiff-Appellant Rambus, Inc. (Request for
25 Judicial Notice, Ex. 3) at 17 (“the ‘read request’ consists of 4 digital ‘bits,’ called the AccessType
26 field, which are contained within the larger ‘request packet.’”); *see also* ’263 patent, Figure 4
27 (indicating that the bits in the AccessType field are received on four parallel “BUSDATA” lines
28 during bus cycle 0). Rambus explained to the Federal Circuit that these four bits constituted “a
series of 4 digital bits, denominated 0, 1, 2, and 3.” Brief of Plaintiff-Appellant Rambus (Request
for Judicial Notice, Ex. 3) at 17 n.9. (emphasis added).

24 Moreover, Hynix apparently concedes that an “operation code,” as used in Rambus’s
25 claims, need not be sent in a packet. Transcript, March 23, 2004, at 88-89 (“But I think that, that
26 the proper way, or the best way to construe this is that these bits do have to be part of a packet,
okay, or that they have to be sent from, in this case, the master to the memory in some sort of
format, whether they’re, whether they’re done in a sequence or -- probably a sequence, or it
could be all done simultaneously.” (Emphasis added.)).

27 ³ Typically, a packet in a data communications network (such as the Internet) will be directed
28 through several switches that are used to route the packet to its final destination.

1 **packet (data communication).** A group of binary digits including
2 data and control elements which is switched and transmitted as a
3 composite whole. The data and control elements and possibly error
4 control information are arranged in a specified format.

5 IEEE Standard Dictionary of Electrical and Electronics Terms 663 (4th ed. 1988) (Request for
6 Judicial Notice, Ex. 4).

7 The IEEE definition can be easily adjusted to remove limitations peculiar to the data
8 communication field and to fit the way a person of skill in the art would use the term “packet” in
9 a more general context, which is the case in the patents at issue. First, the binary digits
10 (commonly referred to as “bits”) in a packet need not consist of data and control elements
11 together. As Hynix has indicated, a packet may contain data alone. *See, e.g.*, Hynix’s
12 Responsive Claim Construction Brief at 3 (“After a specified amount of time, data to be written to
13 memory or data read from memory was sent over the bus in a separate packet.”).⁴ Moreover, for
14 purposes of the patents-in-suit, as made clear in the patent specification, a packet need not include
15 data and may include other types of information, such as address information. *See, e.g.*, ’263
16 patent, col. 6:50-52 (noting that a request packet in a preferred embodiment contains “a sequence
17 of bytes comprising address and control information”). Additionally, outside of the data
18 communications context, the packets are transmitted but need not, in general, be “switched” from
19 a particular input path to one of several possible output paths. These observations lead to a
20 definition that captures what one of skill in the art would have meant by the term “packet” when
21 adapted from the packet-switching network context to a more general context, such as the patents-
22 in-suit. The key attributes of a “packet” in this more general context are (1) that it consist of
23 binary digits or bits, (2) that the bits be transmitted as a composite whole (thereby distinguishing

24
25 ⁴ To the extent that Hynix asserts, as it has in its summary judgment briefs, that the definition of
26 “packet” should include a requirement that the packet be transmitted over multiple clock cycles,
27 the example of data packets shows that this is not the case. In a preferred embodiment in the
28 patent specification, “block size” can be set in such a way as to request one byte (i.e. 8 bits) of
 data. ’263 patent, col. 11:37-47 (example of block size encoding indicating that if the BlockSize
 field is set to 1, one byte of data is to be returned). In this case, in the preferred embodiment in
 which the bus has 8 data lines, the reply packet containing the 8 bits of data would be returned in
 one bus cycle (half a clock cycle in a preferred embodiment).

1 parts of a packet from the packet as a whole), and (3) that the bits be arranged in a specified
2 format (that is, that the positioning of the bits within the packet be required to follow certain
3 rules). Consequently, Rambus proposes the following definition for “packet”:

4 **packet.** A group of bits that is transmitted as a composite whole.
5 The bits are arranged in a specified format.


6 **III. CONCLUSION**

7 For the reasons set forth above, Rambus requests that the Court adopt Rambus’s proposed
8 construction of the term “synchronous memory device,” or, alternatively, modify its tentative
9 construction to read: “A memory device that receives an external clock to govern the timing of
10 input and output operations of the memory device.”

11 Rambus submits that a “packet,” in the context of the patents-in-suit, while not a
12 limitation on the asserted claims, should be defined as: “A group of bits that is transmitted as a
13 composite whole. The bits are arranged in a specified format.”

14 DATED: March 26, 2004

MUNGER, TOLLES & OLSON LLP

16 By: 
Peter A. Detre

Attorneys for Defendant RAMBUS INC.

28